New Control Algorithms for Three-Phase Four-Wire Unified Power Quality Conditioner — a simulation study

Yash PAL1), A. SWARUP1), Bhim SINGH2)
1) Department of Electrical Engineering at NIT Kurukshetra; 2) Department of Electrical Engineering at IIT, Delhi

Summary: In this paper, some new control algorithms are proposed for a three-phase four-wire Unified Power Quality Conditioner. These control algorithms are based on the combination of Unit Vector Template Generation (UVTG) with Power Balance Theory (PBT), single phase d-q theory, Synchronous Current Detection (CSD) technique, and I CosΦ theory. The performance of each control algorithm of UPQC is evaluated in terms of power factor correction, load balancing and source neutral current mitigation, and voltage and current harmonic mitigation. The performance of proposed control algorithms are compared with synchronous reference frame (SRF) based control algorithm. In each proposed control scheme of the three-phase four-wire UPQC, the current/voltage control is applied over the fundamental supply currents/load voltages instead of fast changing APFs currents/voltages, thereby reducing the effects of computational delay. Moreover, the load neutral or shunt APF neutral currents are not sensed hence the required current sensors are reduced. MATLAB/ Simulink based simulations are obtained, which support the functionality of the UPQC.

1. INTRODUCTION

The main power quality problems on a three-phase four-wire distribution systems are poor voltage regulation, high reactive power demand and harmonics current burden, load unbalancing, excessive neutral current, voltage harmonics, voltage sag and swells. The quality degradation leads to low power-factor, low efficiency, overheating of transformers and so on. Moreover, in case of the distribution system, the overall load on the system is seldom found balanced, which cause excessive neutral currents in a three-phase four-wire distribution system. Because of fundamental and high frequency contents in the neutral current, the overheating of the neutral conductor occurs [1–3]. With the application of sophisticated and more advanced software and hardware for the control systems, the power quality has become one of the most important issues for power electronics engineers. In order to control the power quality problems, many standards are proposed by different agencies such as IEEE-519 standard [4]. Ideally, voltage and current waveforms are in phase, power factor of load equals unity, and the reactive power consumption is zero; this situation enables the most efficient transport of active power, leading of the cheapest distribution system. In the past, the solutions to mitigate these identified power quality problems were through using conventional passive filters. But their limitations such as, fixed compensation, resonance with the source impedance and the difficulty in tuning time dependence of filter parameters have ignited the need of active and hybrid power filters [5–7]. Under this circumstance, a new technology called custom power emerged [8–9], which is applicable to distribution systems for enhancing the reliability and quality of the power supply.

The Unified Power Quality Conditioner (UPQC) is one of the best solutions to compensate both current and voltage related problems, simultaneously [10–12]. As the UPQC is a combination of series and shunt APFs, two APFs have different functions. The series APF suppresses and isolates voltage-based distortions. The shunt APF cancels current-based distortions. At the same time, it compensates reactive current of the load and improves power factor. There are many control strategies reported in the literature to determine the reference values of the voltage and the current of three-phase four-wire UPQC, the most common are the p-q-r theory [13], modified single-phase p-q theory [14], Synchronous Reference Frame (SRF) theory [15], Instantaneous Symmetrical Component Theory (ISCT) [16], and Unit Vector Template Generation (UVTG) [17] etc. Apart from this one cycle control (OCC) [18] (without reference calculation) is also used for the control of three-phase, four-wire UPQC. In this paper different control strategies based on the combination of I CosΦ theory [20–21], power balance theory (PBT) [22], single-phase d-q theory [29] and I CosΦ [21] with UVTG [17] technique are proposed for the control of three-phase four-wire UPQC. In these proposed control algorithms the control of shunt active power filter (APF) of UPQC are based on Power Balance Theory (PBT), Synchronous Current Detection (CSD) technique, I CosΦ theory and single phase d-q theory, while a control algorithm based on UVTG is common for the control of series APF in each case. The algorithms based on I CosΦ theory [21], single-phase d-q theory [29], CSD [28] and PBT [22] have been reported for the control of APFs but these control algorithms are attempted first time in this paper, for the control of shunt APF of three-phase four-wire UPQC. The proposed control techniques are capable of extracting most of the load current and source voltage distortions successfully. The series APF is controlled to eliminate supply voltage harmonics from the load terminal voltage, while the shunt APF is controlled to alleviate the supply current from harmonics, negative sequence current, reactive power and load balancing.

For the mitigation of neutral current along with other power quality compensations in the supply currents, different topologies reported in literature for the shunt APF of three-phase four-wire UPQC, are three-leg VSI with split capacitor [13], three-single phase VSI [16], four
2. SYSTEM CONFIGURATION

Figure 1(a) shows a three-phase, four-wire UPQC connected to a power system feeding a combination of linear and non-linear unbalanced load. The harmonics in source voltage is created by switching on a three-phase diode bridge rectifier with resistive load on DC side at PCC. The detailed block diagram of three-phase four-wire UPQC is shown in Fig. 1(b). It consists of three leg voltage controlled VSI used as a series APF and a four leg current controlled VSI used as a shunt APF. The DC link of both APFs is connected to a common DC link capacitor. The four-leg VSI based shunt APF is capable of suppressing the harmonics in the source currents, load balancing and power-factor correction.

Fig.1(a). Basic block diagram of UPQC connected in a 3P4W distribution system Fig. 1(b) Detailed diagram of 3P4W UPQC
The fourth leg of the shunt VSI topology is considered to compensate the source neutral current. The series APF is connected between the supply and load terminals using three single-phase transformers with turn’s ratio of 5:1. The primary windings of these transformers are star connected and the secondary windings are connected in series with the three-phase supply. In addition to injecting the voltage, these transformers are used to filter the switching ripple content in the series APF. A small capacity rated R-C filter is connected in parallel with the secondary of each series transformer to eliminate the high switching ripple content in the series active filter injected voltage. The VSIs for both the series and shunt APFs are implemented with Insulated Gate Bipolar Transistors (IGBTs).

3. CONTROL SCHEME OF SERIES APF OF UPQC

The main objective of the control algorithms for series APF is to compute mainly the three-phase reference voltages at the load terminal \((v_{*la}, v_{*lb}, v_{*lc})\). The series APF is controlled such that it injects voltages \((v_{inj_a}, v_{inj_b} and v_{inj_c})\), which cancel out the distortions present in the supply voltages \((v_{sa}, v_{sb}, v_{sc})\), thus making the voltage at load terminals \((v_{la}, v_{lb}, v_{lc})\) perfectly sinusoidal with the desired amplitude. The control strategy for the series APF is shown in Figure 2. Since, the supply voltage is distorted; a Phase Locked Loop (PLL) is used to achieve synchronization with the supply voltage [17]. Three-phase distorted supply voltages are sensed and given to PLL which generates two quadrature unit vectors \((\sin wt, \cos wt)\). The in-phase sine and cosine outputs from the PLL are used to compute the supply in phase, 120° displaced three unit vectors \((u_a, u_b, u_c)\) using eqn. (1) as:

\[
\begin{bmatrix}
    u_a \\
    u_b \\
    u_c \\
\end{bmatrix} = \begin{bmatrix}
    1 & 0 \\
    -\frac{1}{2} & \frac{\sqrt{3}}{2} \\
    -\frac{1}{2} & -\frac{\sqrt{3}}{2}
\end{bmatrix} \begin{bmatrix}
    \sin \theta \\
    \cos \theta
\end{bmatrix}
\]  

(1)

The computed three in-phase unit vectors then multiplied with the desired peak value of the PCC phase voltage \((V_{*lm})\), which becomes the three-phase reference PCC voltages as:

\[
\begin{bmatrix}
    v_{*a} \\
    v_{*b} \\
    v_{*c}
\end{bmatrix} = V_{*lm} \begin{bmatrix}
    u_a \\
    u_b \\
    u_c
\end{bmatrix}
\]  

(2)

The desired peak value of the PCC voltage under consideration is 338V (=415\sqrt{2}/\sqrt{3}). The computed voltages from reference voltages \((v_{*la}, v_{*lb}, v_{*lc})\) from eqn. (2) are then given to the hysteresis controller along with the sensed three phase PCC voltages \((v_{la}, v_{lb}, v_{lc})\). The output of the hysteresis controller is switching signals to the six switches of the VSI of series APF. The hysteresis controller generates the switching signals such that the voltage at PCC becomes the desired sinusoidal reference voltage. Therefore, the injected voltage across the series transformer through the ripple filter cancels out the harmonics present in the supply voltages.

4. CONTROL SCHEME OF SHUNT APF OF UPQC

The control algorithms for shunt APF consists of the generation of three-phase reference supply currents \((i_{*sa}, i_{*sb}, \ldots)\)
In these proposed control algorithms, the sensed $i_{sa}, i_{sb}$ and $i_{sc}$ and reference source currents $i_{*sa}, i_{*sb}$ and $i_{*sc}$ are compared in a hysteresis current controller to generate the switching signals to the switches of the shunt APF, which makes the supply currents sinusoidal, balanced in-phase with the voltage at PCC.

4.1. Control algorithm using I CosΦ theory

The control algorithm based on the modified ICosΦ algorithm is shown in Figure 3. The amplitude of active components of fundamental load currents are given as:

$$I_{Lap} = \text{Re} \left( I_{Lai} \right) = |I_{La} \cos \varphi_a$$

$$I_{Lbp} = \text{Re} \left( I_{Lbi} \right) = |I_{Lb} \cos \varphi_b$$

$$I_{Lcp} = \text{Re} \left( I_{Lci} \right) = |I_{Lc} \cos \varphi_c$$  (3)

The amplitude of active component (ICosΦ) of fundamental load current is extracted at zero crossing of the unit template in phase of PCC voltage from the load currents by $+90^\circ$, using a set of low pass filters. The filters are with 50 Hz cut-off frequency to extract the fundamental load current. A Zero crossing detector and a “sample and hold” circuit are used to extract the ICosΦ (amplitude of fundamental load current at zero crossing of corresponding in phase unit template). Since the load current drawn by each phase may be different due to unbalanced loads, therefore instantaneous real power for each phase may not be the same. In order to make this load unbalanced power demand, seen from the utility side, as a perfectly balanced fundamental three-phase active power, the unbalanced load power should be properly redistributed between utility, UPQC, and load such that the total load seen from the source side would be balanced and linear load. Hence, for balance source currents, the magnitude of active component of reference source currents can be expressed as:

$$I_{*p} = \left( |I_{La}| \text{Cos} \varphi_a + |I_{Lb}| \text{Cos} \varphi_b + |I_{Lc}| \text{Cos} \varphi_c + I_{loss} \right) / 3$$  (4)

where $I_{Lai}, I_{Lbi}, I_{Lci}, I_{La}, I_{Lb}, I_{Lc}$ are the amplitude of the load active currents in phase a, b and c, respectively and $I_{loss}$ which is required for the self supporting DC bus of the UPQC.

The three-phase component of source currents can be obtained with in-phase unit templates as:

$$\begin{bmatrix} i_{*l} \\ i_{*b} \\ i_{*c} \end{bmatrix} = \frac{1}{3} \begin{bmatrix} |I_{La}| \cos \varphi_a \\ |I_{Lb}| \cos \varphi_b \\ |I_{Lc}| \cos \varphi_c \end{bmatrix}$$

4.2. Control algorithm using PBT

Figure 4 shows the control algorithm based on power balance theory. In this scheme the unit templates are generated using PLL. The active power of load can be calculated as:

$$p_l = V_{rms} \left( u_a i_{la} + u_b i_{lb} + u_c i_{lc} \right)$$

$$p_l = p_{ac} + p_{wc}$$  (7)
This instantaneous active load power has two components. First one is a DC component and second one is an AC component. The DC component of the load power can be filtered by a set of either a low pass filter or a moving average filter. For power-factor correction mode, only DC component of the load active power must be supplied by the source. The active component of the source currents has two parts. First one is $I_{smp}^*$, which is required DC component of the load active power and the second one is $I_{loss}$ which is required for the self supporting DC bus of the UPQC.

The active component of the load current $I_{smp}^*$ can be expressed as:

$$I_{smp}^* = \left(\frac{2}{3}\right)P_{dc} / V_{min}$$

(8)

where $V_{min}$ is peak value of the fundamental component of load voltage. The amplitude of the active component of the reference source current $I_{smp}$ is:

$$I_{smp} = I_{smp}^* + I_{loss}$$

(9)

The three-phase reference sources currents for power factor correction mode are obtained as:

$$\begin{bmatrix}
  i_{sa} \\
  i_{sb} \\
  i_{sc}
\end{bmatrix} = \begin{bmatrix}
  u_a \\
  u_b \\
  u_c
\end{bmatrix}$$

(22)

4.3. Control algorithm using single-phase d-q theory

Liu et al [30] have proposed an approach by which a single-phase system can be represented directly in α-β frame without using any transformation matrix. In this approach an imaginary variable, orthogonal to α, is generated from the original variable voltage/current by shifting it by $90^\circ$. The original signal along with the imaginary signal thus can be considered as equivalent representation of a single-phase system in orthogonal α-β frame. Using the concept of single-phase p-q theory [26], the load current in α-β frame can be represented as:

$$\begin{bmatrix}
  i_{sa} \\
  i_{sb}
\end{bmatrix} = \begin{bmatrix}
  i_i (wt+\phi) \\
  i_i (wt+\phi+\frac{\pi}{2})
\end{bmatrix}$$

(10)

This approach of using an imaginary variable is further extended by Zhang et al [31] to represent the single-phase...
system in d-q frame. The variable in α-β frame can be converted to d-q frame representation of single-phase system using eqn. (11) as follows:

\[
\begin{bmatrix}
    i_{d}\alpha \\
    i_{q}\alpha
\end{bmatrix} =
\begin{bmatrix}
    \sin(wt) & -\cos(wt) \\
    \cos(wt) & \sin(wt)
\end{bmatrix}
\begin{bmatrix}
    i_{d}\alpha \\
    i_{q}\alpha
\end{bmatrix}
\] (11)

In eqn. (11), \(i_{d}\alpha\) and \(i_{q}\alpha\) are the ‘d’ and ‘q’ components of the load current. The \(i_{d}\alpha\) and \(i_{q}\alpha\) of the load current have two components first one DC component and second one AC component. The DC component \(i_{d}\alpha{\text{DCD}}\) of these load currents can be extracted with a set of moving average filter with a time equal to half of the cycle time of supply frequency. The AC and DC components can be easily extracted from \(i_{d}\alpha\) and \(i_{q}\alpha\) using low pass filter (LPF) and high pass filter (HPF), respectively.

Therefore required reference d-q components are as follows:

\[
\begin{bmatrix}
    i_{d}\alpha^* \\
    i_{q}\alpha^*
\end{bmatrix} =
\begin{bmatrix}
    i_{d}\alpha{\text{DCD}} \\
    0
\end{bmatrix}
\] (12)

where \(i_{d}\alpha{\text{DCD}}\) is DC component of \(i_{d}\alpha\). The reference source current signals in α-β frame can be generated by replacing \(i_{d}\alpha\) and \(i_{q}\alpha\) with \(i_{d}\alpha^*\) and \(i_{q}\alpha^*\) in eqn. (12) and taking its inverse transform using eqn. (13) as follows:

\[
\begin{bmatrix}
    i_{d}\beta^* \\
    i_{q}\beta^*
\end{bmatrix} =
\begin{bmatrix}
    \sin(wt) & \cos(wt) \\
    -\cos(wt) & \sin(wt)
\end{bmatrix}
\begin{bmatrix}
    i_{d}\alpha{\text{DCD}} + I_{\text{loss}} \\
    0
\end{bmatrix}
\] (13)

The \(i_{d}\beta^*\) is an imaginary component of the source current, which can be discarded for power factor correction. \(I_{\text{loss}}\) is the output of DC bus voltage PI controller for self supporting DC bus of the UPQC. The block diagram for the reference current using single-phase d-q theory is shown in Figure 5.

4.4. Control algorithm using CSD technique

In a single-phase system, it can be considered that for average load power \(P\), the active current can be calculated as [28]:

\[
i_{a}(t) = \left[ \frac{2P}{V_{m}^2} \right] v(t)
\] (14)

where \(P\) is the average load power, \(V_{m}\) is the peak value of the phase voltage and \(v(t)\) is the instantaneous phase voltage. Same concept can be applied to a three-phase system.

The three phase load active power can be calculated as:

\[
P_L = v_L^*i_{La} + v_L^*i_{Lb} + v_L^*i_{Lc}
\] (15)

where \(v_L^*\) and \(v_L^*\) and \(v_L^*\) are reference load voltages for phase a, b and c respectively. The instantaneous real power has two components, first one DC and second one AC component. The DC component of the power can be extracted with a set of moving average filter with a time equal to half time of supply frequency and it can be expressed as \(P_{\text{DC}}\). Hence the reference source currents can be expressed as

\[
i_{a}^* = \left\{ 2\left( P_{\text{DC}} + P_{\text{Loss}} \right) v_{a}^* \right\} / \left\{ v_{am} \left( V_{am} + V_{bm} + V_{cm} \right) \right\} 
\]

\[
i_{b}^* = \left\{ 2\left( P_{\text{DC}} + P_{\text{Loss}} \right) v_{b}^* \right\} / \left\{ v_{bm} \left( V_{am} + V_{bm} + V_{cm} \right) \right\} 
\]

\[
i_{c}^* = \left\{ 2\left( P_{\text{DC}} + P_{\text{Loss}} \right) v_{c}^* \right\} / \left\{ v_{cm} \left( V_{am} + V_{bm} + V_{cm} \right) \right\} 
\] (16)

where \(V_{am}, V_{bm}\) and \(V_{cm}\) are the peak voltage of the PCC voltage of three phases respectively and \(P_{\text{Loss}}\) is the output of DC bus voltage PI controller for self supporting DC bus of the UPQC. The block diagram for the reference source current using CSD technique is shown in Figure 6.

It is to be noted here that the \(I_{\text{Loss}}\) in eqns. (4), (9), (13) and \(P_{\text{Loss}}\) in eqn. (16) are required for the self supporting DC bus of the UPQC and meeting out the losses in UPQC. It is calculated as per eqn. (17) below.

\[
i_{\text{loss}} = P_{\text{loss}} = I_{\text{loss}} = I_{\text{loss}}(n) = I_{\text{loss}}(n-1) + K_{pd} \left\{ V_{de(n-1)} - V_{de(n)} \right\} + K_{id} V_{de(n)}
\] (17)

where \(V_{de(n)}\) and \(V_{de(n-1)}\) are the instantaneous phase voltage of the DC bus at time (n) and (n-1) respectively.

![Fig. 6. Control Scheme of Shunt APF of UPQC using CSDT](image-url)
where $V_{dc(n)} = V_{dc} - V_{dc(n)}$ denotes the error in $V_{dc}$ calculated over reference value of $V_{dc}$ and average value of $V_{dc}$. $K_{sd}$ and $K_{fd}$ are proportional and integral gains of the dc bus voltage PI controller.

In each control algorithm of Shunt APF, the source neutral current is compensated by following a reference signal of magnitude “zero” by switching the fourth leg of Shunt APF through hysteresis current controller. By doing so, the load/shunt APF neutral current is not sensed, hence required number of current sensors are reduced.

**5. PROPOSED CONTROL ALGORITHMS FOR 3P4W UPQC**

To evaluate the performance of three-phase four-wire UPQC following control algorithms are developed in MATLAB/SIMULINK.

- UVTG and ICosφ based control algorithm
- UVTG and single-phase d-q theory based control algorithm
- UVTG and PBT based control algorithm
- UVTG and CSD based control algorithm.

In all proposed control algorithms for the shunt APF of three-phase four-wire UPQC, the sensed ($i_{sa}$, $i_{sb}$, and $i_{sc}$) and reference source currents ($i_{sa}^*$, $i_{sb}^*$, and $i_{sc}^*$) are compared in a hysteresis current controller to generate the switching signals to the switches of the shunt APF which makes the supply currents sinusoidal, balanced in-phase with the voltage at PCC. Hence the supply current contains no harmonics or reactive power component. The source neutral current is compensated to follow a reference signal of zero magnitude by switching the fourth leg of the VSI, through the hysteresis controller as shown in Figs. 3–6. By doing this, the supply neutral current can be eliminated. In all proposed control schemes, the current control is applied over the fundamental supply currents/load voltages instead of the fast changing APF currents/voltages, thereby reducing the effect of computational delay. Moreover, the load neutral or the filter neutral current are not sensed, thereby reducing the required number of current sensors.

**6. RESULTS AND DISCUSSIONS**

The three-phase four-wire UPQC, realized by four-leg VSI and three-leg VSI is modeled and simulated using MATLAB and its Simulink and Power System Blockset (PSB) toolboxes. The load under consideration is a combination of non-linear and linear load. Three single-phase diode bridge rectifier with R-L load on the DC side is considered as a non-linear load, while three single-phase lagging power factor load is connected between phase and the neutral. The distortion in utility voltage is introduced deliberately by switching “on” a three-phase diode bridge rectifier with resistive loading on DC link at PCC. Figure 7 shows different PQ problems on a 3P-4W system along with harmonic spectra of load voltage and source current before compensation. The load terminal voltage in phase
6.1. Performance of UVTG and SRF theory controlled 3P4W UPQC

Figure 8 shows the response of UPQC for load balancing, power factor correction, voltage and current harmonic mitigation and compensation of neutral source current using a combination of UVTG and SRF theory. Fig. 8(f-g) shows the ‘d’ component of load current before and after filtering, respectively.

6.2. Performance of UVTG and I CosΦ theory controlled 3P4W UPQC

Figure 9 shows the response of UPQC for load balancing, power factor correction, voltage and current harmonic mitigation and compensation of neutral source current using a combination of UVTG and I CosΦ theory. Fig. 9 (f) shows the real component of the load current in phase ‘a’.

6.3. Performance of UVTG and PBT controlled 3P4W UPQC

Figure 10 shows the response of UPQC for load balancing, power factor correction, voltage and current harmonic mitigation and compensation of neutral source current using a combination of UVTG and PBT. Figure 10(f) shows the reference source currents using a control algorithm based on the combination of UVTG and PBT.

6.4. Performance of UVTG and single-phase d-q theory controlled 3P4W UPQC

Figure 11 shows the response of UPQC for load balancing, power factor correction, voltage and current harmonic mitigation and compensation of neutral source current using a combination of UVTG and single-phase d-q theory. Fig. 11 (e) shows the ‘d’ component of load current in phase ‘a’ after filtering.

Fig. 10. Performance and harmonic spectra of UVTG and PBT controlled UPQC

Fig. 11. Performance and harmonic spectra of UVTG and single-phase d-q controlled UPQC

Fig. 12. Performance and harmonic spectra of UVTG and CSD technique controlled UPQC.
6.5. Performance of UVTG and CSD technique controlled 3P4W UPQC

Figure 12 shows the response of UPQC for load balancing, power factor correction, voltage and current harmonic mitigation and compensation of neutral source current using a combination of UVTG and CSD technique. Figure 12(e) shows the reference source current in phase ‘a’ using a control algorithm based on the combination of UVTG and CSD technique.

Figures 8 to 12 show the performance of three-phase four-wire UPQC for power factor correction, load balancing, current harmonic mitigation, source neutral current mitigation, and mitigation of voltage harmonics using various control algorithms. In each simulation result the shunt APF takes care of the power factor correction, load balancing, current harmonic mitigation, source neutral current mitigation, while the series APF mitigates the voltage harmonics.

To visualize the shunt and series APFs performance individually, both APFs are put into operation at different instants of time. Initially the shunt APF is switched ‘on’, whereas the series APF is in ‘off’ state. It is observed from these simulation results that the supply currents are balanced; sinusoidal and in-phase with the voltages even under non-sinusoidal utility voltage. The shunt APF currents $i_{abc}$ compensates the reactive power, unbalance and the harmonics of the load current, thus the source currents are balanced, sinusoidal and in phase with the voltage at PCC. In these simulation results, during unbalanced operation, the source neutral is compensated using the fourth leg of the four-leg VSI based shunt APF. Once the series APF is switched ‘on’, it starts compensating voltage harmonics by injecting out of phase harmonic voltage, making the voltage at load distortion free.

7. CONCLUSIONS

Various control algorithms are developed in MATLAB/Simulink to control three-phase four-wire UPQC for the mitigation of current and voltage harmonics, load balancing, power-factor correction and mitigation of source neutral current. It is observed from the simulation results that each control algorithm is effective for the mitigation of different power quality problem. Moreover, a comparison of different control algorithm on the basis of % THD in load voltages and source voltages are given in Table I. It is observed from these results that all the control algorithms are equally effective for load balancing, power factor correction and mitigation of voltage and current harmonics. The % THD given in table is within limits as specified by the IEEE 519 standard. It is also observed from these results that the control algorithms based on SRF theory and I CosΦ based control algorithms are independent of the source/utility voltage, hence these control algorithm are not affected under distorted voltage conditions, while other control algorithms based on PBT and CSD technique have to be modified in the presence of distorted voltages.

8. APPENDIX

The system parameters used are as follows:
- Supply voltage and frequency: 415 V L-L, f=50 Hz
- Source impedance: $R_s=0.1 \Omega$, $L_s=1.5$ mH
- Loads: Three single-phase lagging power factor load each phase (6 KW, 4 KVar) and a single-phase diode bridge rectifier load with $R=10 \Omega$ and $L=25$ mH.
- Ripple Filter: $R=7 \Omega$, $C=5$ µF
- DC bus capacitance: $C_{dc}=3000$ µF
- DC bus voltage of UPQC: $V_{dc}=700$ V
- Series Transformer: 2.5 KVA, 1.1 KV/5.5 KV
- Interfacing Inductors: $R_{sh}=0.1 \Omega$, $R_{se}=0.01 \Omega$, $L_{sh}=5$ mH, $L_{se}=5$ mH
- Proportional and Integral gains: $k_p=2$, $k_i=2$

REFERENCES


Table 1. % THD comparison of load voltages and source current with and without compensation using different control algorithms of 3P4W UPQC

<table>
<thead>
<tr>
<th>Control Algorithm</th>
<th>Without Compensation</th>
<th>With Compensation</th>
<th>Without Compensation</th>
<th>With Compensation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Phase ‘a’</td>
<td>Phase ‘b’</td>
<td>Phase ‘c’</td>
<td>Phase ‘a’</td>
</tr>
<tr>
<td>UVTG+SRF Theory</td>
<td>11.12</td>
<td>11.11</td>
<td>11.11</td>
<td>1.59</td>
</tr>
<tr>
<td>UVTG + I CosΦ theory</td>
<td>11.12</td>
<td>11.11</td>
<td>11.12</td>
<td>1.51</td>
</tr>
<tr>
<td>UVTG+ Single-phase d-q theory</td>
<td>11.12</td>
<td>11.11</td>
<td>11.12</td>
<td>1.79</td>
</tr>
<tr>
<td>UVTG+PBT</td>
<td>11.12</td>
<td>11.12</td>
<td>11.12</td>
<td>1.67</td>
</tr>
<tr>
<td>UVTG+CSD</td>
<td>11.37</td>
<td>11.34</td>
<td>11.37</td>
<td>3.30</td>
</tr>
</tbody>
</table>


32. Bhim Singh graduated from University of Roorkee in 1977 with BE (Electrical Engg.) degree, M. Tech in Power Apparatus and Systems from IIT Delhi in 1979 and Ph.D. from IIT Delhi in 1983. He is currently working as a Professor in IIT Delhi. He is a Fellow of Indian National Academy of Engineers, Institution of Engineers (India) and Institution of Electronics and Communication Engineers (IEEE). His research interests include active filters, self excited induction generators, custom power devices, electric drives.

A. Swarup

He received his Ph.D. in 1993 from IIT Delhi. He is currently working as Professor in the Department of Electrical Engineering at N.I.T, Kurukshetra, India. He is a Senior Member of the Institute of Electrical and Electronics Engineers (IEEE). His research interests include robotics and artificial intelligence, system identification, computer networking and control systems.

Yash Pal

He graduated from MM.MEC, Gorakhpur, India in 1994 and obtained M.Tech in 1996 from Regional Engineering College; Kurukshetra, India. He received his Ph.D in 2013 from National Institute of Technology, Kurukshetra, India and is a Associate Professor at Electrical Engineering Department, National Institute of Technology, Kurukshetra, India. His research interests include control application to electric power distribution systems, power electronics, power quality and renewable energy sources.